Capped copper electrical interconnects

A capped electrical interconnect structure comprising a substrate, having at least one first seed layer, at least one second seed layer over said at least one first seed layer, a copper material on a portion of said at least one second seed layer and at least one capping material which completely envelopes said copper material, wherein a peripheral edge portion of said at least one capping material makes direct electrical contact with a portion of the upper surface of said at least one second seed layer and wherein the side walls of said at least one first seed layer and said at least one second seed layer do not have any capping material, and, wherein the thickness of said copper material is between about 0.5 micron and about 100.0 microns, and wherein at least a portion of said substrate is selected from a group consisting of ceramic substrate or glass ceramic substrate.

A capped electrical interconnect structure comprising a substrate, having at least one first seed layer, at least one second seed layer over said at least one first seed layer, a copper material on a portion of said at least one second seed layer and at least one capping material which completely envelopes said copper material, wherein a peripheral edge portion of said at least one capping material makes direct electrical contact with a portion of the upper surface of said at least one second seed layer and wherein the side walls of said at least one first seed layer and said at least one second seed layer do not have any capping material, and, wherein the thickness of said capping layer is between about 0.005 micron and about 10.000 microns, and wherein at least a portion of said substrate is selected from a group consisting of ceramic substrate or glass ceramic substrate.

A capped electrical interconnect structure comprising a substrate, having at least one first seed layer, at least one second seed layer over said at least one first seed layer, a copper material on a portion of said at least one second seed layer and at least one capping material which completely envelopes said copper material, wherein a peripheral edge portion of said at least one capping material makes direct electrical contact with a portion of the upper surface of said at least one second seed layer and wherein the side walls of said at least one first seed layer and said at least one second seed layer do not have any capping material, and, wherein the total thickness of said at least one first seed layer and said at least one second seed layer is at least about 0.05 micron, and wherein material for said at least one first seed layer is different than material for said at least one second seed layer, and wherein material for said at least one first seed layer is selected from a group consisting of chromium, titanium, titanium-tungsten or alloys thereof.

A capped electrical interconnect structure comprising a substrate, having at least one first seed layer, at least one second seed layer over said at least one first seed layer, a copper material on a portion of said at least one second seed layer and at least one capping material which completely envelopes said copper material, wherein a peripheral edge portion of said at least one capping material makes direct electrical contact with a portion of the upper surface of said at least one second seed layer and wherein the side walls of said at least one first seed layer and said at least one second seed layer do not have any capping material, and, wherein the total thickness of said at least one first seed layer and said at least one second seed layer is at least about 0.05 micron, and wherein material for said at least one first seed layer is different than material for said at least one second seed layer, and wherein material for said at least one second seed layer is selected from a group consisting of aluminum, copper or alloys thereof.