Cyclic line coding apparatus for error detection and frame recovery

A cyclic line coding apparatus for error detection and frame recovery over a digital transmission line comprising:

• a transmitter including
• a modified cyclic redundancy generator means for executing a cyclic redundancy check for every block of cell data received from the digital transmission line, thereby generating redundancy bits enabling the cell data to have at least one transition for every block,
• a variable period sampled scrambler means for generating periodic sample and scramble bits in accordance with a cell synchronization signal and a cell period setting signal both received from the digital transmission line and partially scrambling the redundancy bits generated from the modified cyclic redundancy generator means using the period sample and scramble bits,
• a timing control means for receiving a cell synchronization signal from the digital transmission line and generating a timing signal required to multiplex the partially scrambled redundancy bits in accordance with the cell synchronization signal, and
• a multiplexer means for multiplexing user information of the cell data and the partially scrambled redundancy bits in accordance with the timing signal from the timing control means;
• and
• a receiver including
• a modified cyclic redundancy checker means for executing a cyclic redundancy check for every block of input cell data, thereby detecting a block synchronization, the modified cyclic redundancy checker means outputting a block synchronization signal and sample bits when the block synchronization is detected, while outputting a synchronization error signal when no block synchronization is detected,
• a variable period sampled descrambler means for generating descramble bits in accordance with the sample bits received from the modified cyclic redundancy checker means and a cell period setting signal received from the digital transmission line, the cell period setting signal being identical to that used in the transmitter, the variable period sampled descrambler means sending the descramble bits to the modified cyclic redundancy checker means,
• a timing recovering means for receiving the block synchronization-detected result from the modified cyclic redundancy checker means and the cell synchronization-detected result from the variable period sampled descrambler means, thereby generating timing signals respectively associated with a search for the block synchronization and a search for the descramble bits synchronized with the transmitter, and
• a demultiplexer means for demultiplexing the cell data in accordance with the timing signals from the timing recovering means.