Method of manufacturing a semiconductor memory device
AssigneeKabushiki Kaisha Toshiba
InventorsJunichiro Noda, Daisuke Tohyama
Life of this patent
Estimating the term…
Loading patent…
AssigneeKabushiki Kaisha Toshiba
InventorsJunichiro Noda, Daisuke Tohyama
Estimating the term…
A select MOS transistor and a data storage MOS transistor are formed in an element region. The transistor has floating-gate electrodes. The floating-gate electrodes are spaced apart above the element region and connected to each other above a field region. Only a tunnel insulating film much thinner than a gate insulating film of the transistor is placed between the floating-gate electrode and a drain region. Only the gate insulating film much thinner than the gate insulating film of the transistor is placed between the floating-gate electrode and the channel region of the transistor. In the element region, the shape of a control electrode is the same as that of the floating-gate electrodes.
A method of manufacturing a nonvolatile semiconductor memory device containing a select MOS transistor and a data storage MOS transistor, comprising the steps of:
Dependencies are inferred from the claim text.