Methods and test structures for measuring overlay in multilayer devices
AssigneeThe United States of America as represented by the Secretary of Commerce
InventorsRichard A. Allen, Michael W. Cresswell
Life of this patent
Estimating the term…
Loading patent…
AssigneeThe United States of America as represented by the Secretary of Commerce
InventorsRichard A. Allen, Michael W. Cresswell
Estimating the term…
Imaging instruments for inspecting products, such as semiconductor chips, e calibrated by providing a reference test structure having features which can be located by electrical measurements not subject to tool-induced shift and wafer-induced shift experienced by the imaging instrument, and by the imaging instrument. The reference test structure is first qualified using electrical measurements, and is then used to calibrate the imaging instrument. The electrical measurements are made by forcing a current between a plurality of spaced reference features and a pair of underlying conductors. Conductive connectors formed in vias in an insulating layer overlying the pair of conductors and individually connected to a respective conductive element formed on the insulating layer are each spaced at progressively greater distances relative to the centerline of the space between the pair of conductors, such that a null-overlay element may be identified.
A method for calibrating an imaging instrument relative to distance measurements between features of a test structure formed on a substrate, said method comprising the steps of:
A test structure for enabling calibration of imaging instruments for measuring overlay, said test structure comprising:
Dependencies are inferred from the claim text.