Method of manufacturing a semiconductor IIL device with dielectric and diffusion isolation
AssigneeMitsubishi Denki Kabushiki Kaisha
InventorsYasuki Yoshihisa, Masaaki Ikegami
Life of this patent
Estimating the term…
Abstract
n type epitaxial layers are formed on the main surface of a p type semiconductor substrate. A field oxide film is selectively formed in the surface of n type epitaxial layers. An n type diffusion region is formed in n type epitaxial layers positioned directly under field oxide film. A base region and a collector region are respectively formed in the surface of n type epitaxial layer positioned between field oxide films. As a result, a semiconductor device having an IIL circuit is obtained which can suppress the parasitic bipolar operation between base regions, reduce the junction capacitance between the base region and the emitter region and which can be reduced in size.
Claims4
A method of manufacturing a semiconductor device having an IIL circuit, comprising the steps of:
- forming a buried layer of the second conductivity type in a semiconductor substrate;
- forming an emitter layer of a second conductivity type in a main surface of the semiconductor substrate of a first conductivity type;
- forming a mask layer of a shape on a surface of said emitter layer;
- introducing impurity of the second conductivity type into the surface of said emitter layer using said mask layer as a mask;
- forming an element isolation insulating region for separating base regions in the surface of said emitter layer and an impurity region of the second conductivity type in a region in said emitter layer positioned directly under said element isolation insulating region and spaced apart from said buried layer of the second conductivity type, by applying thermal treatment to the surface of said emitter layer with a part of said mask layer used as a mask;
- removing said mask layer;
- forming a base region of the first conductivity type by introducing impurity of the first conductivity type into a region in the surface of said emitter layer with said element isolation insulating region used as a mask;
- and
- forming a collector region of the second conductivity type by selectively introducing impurity of the second conductivity type into a surface of said base region.
A method of manufacturing a semiconductor device having an IIL circuit, comprising the steps of:
- forming a buried layer of the second conductivity type in a semiconductor substrate;
- forming an emitter layer of a second conductivity type on a main surface of a semiconductor substrate of the first conductivity type;
- forming a first mask layer patterned into a shape in a surface of said emitter layer;
- introducing impurity of the second conductivity type into the surface of said emitter layer with said first mask layer used as a mask;
- removing said first mask layer;
- forming a second mask layer patterned into a shape on the surface of said emitter layer;
- selectively forming an element isolation insulating region for separating base regions in the surface of said emitter layer and forming an impurity region of the second conductivity type in a region in said emitter layer positioned directly under said element isolation insulating region and spaced apart from said buried layer of the second conductivity type, by applying thermal treatment to said emitter layer with said second mask layer used as a mask;
- removing said second mask layer;
- forming a base region of a first conductivity type by introducing impurity of the first conductivity type into a region in the surface of said emitter layer with said element isolation insulating region used as a mask;
- and
- forming a collector region of the second conductivity type by selectively introducing impurity of the second conductivity type into a surface of said base region.
Dependencies are inferred from the claim text.