Integrated circuit self-aligning process and apparatus
AssigneeMacronix International Co., Ltd.
InventorsLee-Wei Yen, Wu-An Weng
Life of this patent
Estimating the term…
Loading patent…
AssigneeMacronix International Co., Ltd.
InventorsLee-Wei Yen, Wu-An Weng
Estimating the term…
Alignment structures in gaps between patterned features, such as polysilicon wordlines or metal contacts, have a selective effect on various processes to promote self-alignment. The various processes include ion implants for code programming, formation of via cuts, and the polycide process of forming composite layered gates. The alignment structures improve these processes by having a selective effect during etching, deposition, and ion implants. Thus, in one example, to prepare a ROM array for code programming using the ion implantation process, the alignment structures or ion barrier walls are formed between the plurality of wordlines. These ion barrier walls, typically silicon nitride or silicon dioxide, have a height above the substrate that is greater than the height of the wordlines. When viewed from a direction orthogonal to the substrate, only the ion barrier walls and wordlines are visible. Thus, despite mask misalignment or critical dimension variations, the ion barrier walls increase the process window for the code programming step of the mask ROM manufacturing process, minimize code programming or ion implant errors, and facilitate ion implant alignment in selected channel regions to provide uniform channel widths among similarly coded channel regions. Furthermore, the ion barrier walls provide additional contact and support surface area for the mask.
A method of forming a read-only-memory (ROM) array in preparation for code programming the ROM array with a mask, comprising:
A method of forming a read-only-memory (ROM) array in preparation for code programming the ROM array with a mask, comprising:
Dependencies are inferred from the claim text.