Dual damascene with a protective mask for via etching
AssigneeAdvanced Micro Devices, Inc.
InventorsSteven Avanzino, Subhash Gupta, Rich Klein, Scott D. Luning, Ming-Ren Lin
Life of this patent
Estimating the term…
Loading patent…
AssigneeAdvanced Micro Devices, Inc.
InventorsSteven Avanzino, Subhash Gupta, Rich Klein, Scott D. Luning, Ming-Ren Lin
Estimating the term…
A dual damascene method of fabricating an interconnection level of conductive lines and connecting vias separated by insulation for integrated circuits and substrate carriers for semiconductor devices using a thin protective via mask to form the via openings. A conductive line mask pattern is used to form conductive line openings in an insulating layer. Next, a thin protective layer of conformal material is deposited in the conducive line opening. The protective layer and the insulating layer each have etch resistance to others etchant. Using a via mask pattern, openings are etching the protective layer with the insulating layer serving as and etch stop. Next via openings are etched in the insulating material using the openings in the thin protective layer as the etch mask. If the protective layer is a conductive material, it is removed from the surface of the insulating layer either before or after the conductive line and via openings are filled with a conductive material. If the protective material is an insulating material, it is entirely removed before filling the conductive line and via openings conductive material.
A method of fabricating interconnecting conductive lines and conductive vias in a layer of insulating material of a sufficient thickness to contain both the conductive lines and vias comprising the steps of:
A method of fabricating interconnecting conductive lines and conductive vias in a layer of insulating material comprising the steps of:
A method of fabricating interconnecting conductive lines and conductive vias in a layer of insulating material having an upper portion and a lower portion and of a thickness to contain both the conductive lines and vias comprising the steps of:
Dependencies are inferred from the claim text.