US 5,672,895 AGranted

Semiconductor integrated circuit with protection circuit against electrostatic breakdown and layout design method therefor

AssigneeFujitsu Limited

InventorsTakashi Iida, Satoru Sumi, Hiroshi Shimizu, Akinori Tahara, Isao Amano, Tetsuya Nakajima

Life of this patent

Estimating the term…

Loading patent…

Abstract

Diodes rows are arranged at interval L in the same direction as that of arrangement of cell rows. Each of the diodes rows has a row of pn junctions each formed on a substrate and arranged along a track vertical to interconnection tracks. The interconnection between cells automatically connect the gates of MOS transistors to the diodes without the need for considering which gate should be connected to the diode. The length of wiring between the gate of MOS transistor and a diode is less than an upper limit value for preventing electrostatic breakdown at a gate oxide in a process of fabricating the semiconductor integrated circuit. Each of the pn junctions may be formed under necessary input signal lines, necessary ground line, the bottom of the drain of MOS transistor or under the power supply line outside of macrocell.

Claims1

Dependent claims

A semiconductor integrated circuit with protecting against electrostatic breakdown, wherein CMIS circuit having a pMIS transistor and an nMIS transistor provided adjacent to each other are arranged on a substrate and a gate line of the pMIS transistor and the nMIS transistor is common, comprising:

a pn junction formed between a first conduction type region formed on the substrate and a second conduction type, which is opposite type to said first conduction type, formed around said first conduction type region in the substrate, said pn junction being arranged within a clearance region between the pMIS transistor and the nMIS transistor;
and
an input signal line a part of which is arranged within said clearance region in a metal wiring layer and connected to both said gate line and said first conduction type region through a contact hole formed from said metal wiring layer to the surface of said first conduction type region.

Dependencies are inferred from the claim text.