Method of fabricating thin film transistor
AssigneeMitsubishi Denki Kabushiki Kaisha
InventorsKazuhiro Kobayashi, Hiroyuki Murai, Takao Sakamoto, Yuichi Masutani
Life of this patent
Estimating the term…
Loading patent…
AssigneeMitsubishi Denki Kabushiki Kaisha
InventorsKazuhiro Kobayashi, Hiroyuki Murai, Takao Sakamoto, Yuichi Masutani
Estimating the term…
An Si thin film (2) for a channel is formed on an insulating substrate (1), and then a gate insulating film (3) made principally of SiO.sub.2 is formed thereon. On the gate insulating film (3) is formed a gate electrode (4) composed of a Si thin film doped with impurities. The gate electrode (4) is patterned by isotropic etching using a photoresist (11) as a mask, and the gate insulating film (3) is patterned by anisotropic etching using the photoresist (11) as a mask into a configuration wider than the gate electrode (4) to be removed from source/drain regions position. The Si thin film (2) is ion implanted with impurities to form source/drain regions of an offset structure. A thin film transistor having an offset or LDD structure and capable of reducing an off-state drain current is fabricated without the need for increased number of masks and for an accurate photolithography technique, such as in alignment accuracy between masks.
A method of fabricating a thin film transistor, comprising the steps of:
A method of fabricating a thin film transistor, comprising the steps of:
A method of fabricating a thin film transistor, comprising the steps of:
A method of fabricating a thin film transistor, comprising the steps of:
A method of fabricating a thin film transistor, comprising the steps of:
A method of fabricating a thin film transistor, comprising the steps of:
Dependencies are inferred from the claim text.