NAND ROM with transistor strings located at trench bottoms as well as between trenches

A read-only memory device comprising:

• a semiconductor substrate;
• at least first and second trenches selectively formed in said semiconductor substrate in parallel to each other to thereby define in said semiconductor substrate a first area portion sandwiched between said first and second trenches, a second area portion corresponding to a bottom portion of said first trench and a third area portion corresponding to a bottom portion of said second trench;
• a plurality of first memory cell transistors formed in their entirety except a gate electrode in line in said first area portion of said semiconductor substrate such that each of said first memory cell transistors has a source and a drain region formed in said first area portion and said gate electrode formed over said first area portion in isolation therefrom by a gate insulating film;
• a plurality of second memory cell transistors formed in their entirety except a gate electrode in line in said second area portion of said semiconductor substrate such that each of said second memory cell transistors has a source and a drain region formed in said second area portion and said gate electrode formed over said second area portion in isolation therefrom by a gate insulating film;
• a plurality of third memory cell transistors formed in their entirety in a line in said third area portion of said semiconductor substrate such that each of said third memory cell transistors has a source and a drain region formed in said third area portion and a gate electrode formed over said third area portion in isolation therefrom by a gate insulating film;
• and
• a plurality of word lines each formed to cross over each of said first, second and third area portions of said semiconductor substrate and connected in common to the gate electrodes of associated ones of said first, second and third memory cell transistors.

A read-only memory device comprising:

• a semiconductor substrate;
• a plurality of trenches selectively formed in said semiconductor substrate in parallel to one another in a first direction to thereby define in said semiconductor substrate a plurality of first area portions each sandwiched between the adjacent ones of said trenches and a plurality of second area portions each corresponding to a bottom portion of an associated one of said trenches, said first and second area portions being arranged in parallel to one another in said first direction;
• a plurality of diffusion regions serving as source and drain regions of memory cell transistors and formed in each of said first and second area portions of said semiconductor substrate in line in said first direction apart from one another, wherein said memory cell transistors are formed in their entirety except a gate electrode in one of said first and second area portions;
• and
• a plurality of word lines formed in parallel to one another in a second direction perpendicular to said first direction to cross over each of said first and second area portions of said semiconductor substrate in isolation therefrom by an insulating film, each of said word lines having portions each serving as said gate of each of the memory cell transistors which are formed respectively in said first and second area portions of said semiconductor substrate.