High speed divider for phase-locked loops
AssigneeMicroClock Incorporated
InventorChristopher J. Bland
Life of this patent
Estimating the term…
Abstract
A high speed divider circuit is provided for phase-locked loops (PLLs). The divider circuit in the feedback loop of the PLL has two divider circuits, a prescalar divide-by-4 circuit, which receives the high frequency signal from the voltage-controlled oscillator (VCO) of the PLL, and a programmable divide-by-N circuit, which resets itself after counting up to N. Responsive to the reset signal from the divide-by-N circuit, the prescalar divider circuit divides the VCO signal by 4+P, where P is a programmable value. This programmable periodic change in the divisor of the prescalar divide circuit allows the divisor in the classic PLL frequency synthesis equation to be set to nearly any number so that the synthesized output frequency of the PLL can be set with very fine resolution.
Claims10
A phase-locked loop circuit having an input terminal receiving a first signal at a reference frequency and an output terminal transmitting a second signal at an output frequency, said circuit comprising
- a first divider connected to said input terminal for generating an output signal at said reference frequency divided by a first variable integer M;
- a second divider connected to said output terminal for generating an output signal at said output frequency divided by second variable amount, T(V+2)+P, where V and P are variable integers and T is a multiple of 2;
- a circuit for supplying a reference voltage;
- a voltage-controlled oscillator having an output node connected to said output terminal and an input node connected to said reference voltage circuit;
- a phase detector having first and second input nodes, said first input node connected to an output node of said first divider, said second input node connected to an output node of said second divider, said phase detector generating an output signal indicative of a difference between said first and second divider output signals;
- and
- a charge pump connected to said phase detector and to said reference voltage circuit, said charge pump responsive to said phase detector output signal for varying said reference voltage of said reference voltage circuit so that the output frequency from said voltage-controlled oscillator varies;
- whereby said phase-locked loop circuit can generate accurate signals at programmable high frequencies in extremely fine increments.
A divider circuit for a phase-locked loop, said divider circuit having an input terminal receiving an input clock signal at a frequency f.sub.IN and an output terminal sending an output clock signal f.sub.OUT, said divider circuit comprising
- a first counter circuit connected to said input terminal, said first counter circuit responsive to said input clock signal to count up to T, a multiple of 2, and resetting itself to generate a first counter clock signal at a frequency of f.sub.IN divided by T at an output node;
- and
- a second counter circuit connected to said output node of said first counter circuit and to said output terminal, said second counter circuit responsive to said first counter clock frequency to count up to a first amount V and resetting itself to generate a second counter clock signal at said output terminal at a frequency of said first counter clock frequency divided by V and A, a number of clock cycles to restart said count, said second counter circuit generating a reset signal when said count reaches said amount V;
- wherein said first counter circuit is responsive to said reset signal, said first counter circuit holding its count by a second amount P upon receiving said reset signal so that ##EQU5##
Dependencies are inferred from the claim text.