Two-transistor zero-power electrically-alterable non-volatile latch
AssigneeActel Corporation
InventorVikram Kowshik
Life of this patent
Estimating the term…
Loading patent…
AssigneeActel Corporation
InventorVikram Kowshik
Estimating the term…
A two-transistor, zero-power, electrically-alterable non-volatile latch element comprises an input node, an output node, and an erase node. A P-Channel MOS transistor has a source connected to a source of first electrical potential, a drain connected to the output node, a control gate connected to the input node, and a floating gate capacitively coupled to the control gate. An N-Channel MOS transistor has a source connected to a source of second electrical potential lower than the first electrical potential, a drain connected to the output node, a control gate connected to the input node, and a floating gate capacitively coupled to the control gate and electrically connected to the floating gate of the P-Channel MOS transistor. The floating gates of the P-Channel MOS transistor and the N-Channel MOS transistor are capacitively coupled to the erase node via a tunnel dielectric.
A two-transistor, zero-power, electrically-alterable non-volatile latch element comprising:
An array of two-transistor, zero-power, electrically-alterable non-volatile latch elements comprising:
Dependencies are inferred from the claim text.