Active biasing circuit for an epitaxial region in a fault-tolerant, vertical pnp output transistor
AssigneeDelco Electronics Corporation
InventorMark W. Gose
Life of this patent
Estimating the term…
Loading patent…
AssigneeDelco Electronics Corporation
InventorMark W. Gose
Estimating the term…
A biasing circuit (30) for an output vertical pnp transistor (10) formed in an integrated circuit and having an outer epitaxial region (20) includes a biasing vertical pnp transistor (33) and a comparator (38). Biasing circuit (30) is electrically connected to the integrated circuit voltage supply and the outer epitaxial region (20) of the output vertical pnp transistor (10) for electrically connecting the outer epitaxial region (20) to the voltage supply when the voltage at an output terminal (23) does not exceed the supply voltage and electrically disconnecting the outer epitaxial region (20) from the voltage supply when the voltage at the output terminal (23) exceeds the supply voltage, whereby improper operation of and damage to the integrated circuit upon the occurrence of an external fault condition is at least minimized.
A biasing circuit for an output transistor, comprising:
A biasing circuit for an output transistor, comprising:
Dependencies are inferred from the claim text.