Process for fabrication of an SRAM cell having a highly doped storage node
AssigneeUnited Microelectronics Corp.
InventorsChen-Chiu Hsue, Sun-Chieh Chien
Life of this patent
Estimating the term…
Abstract
An SRAM cell and a process for forming an SRAM cell comprises: forming a gate oxide layer on a semiconductor substrate, forming a gate on the gate oxide layer, forming a first ion implantation into the substrate in areas adjacent to the gate, performing a second ion implantation in an area immediately adjacent to the gate, depositing a dielectric layer over the gates, etching the dielectric layer to form a spacer structure therefrom, with the remainder of the dielectric layer being removed by the etching, and a third ion implantation in the substrate in all regions adjacent to the gates and the spacer forming more highly doped regions adjacent to the gate and the spacer.
Claims8
A process for fabrication of an SRAM cell comprising
- a) formation of a gate oxide layer on a semiconductor substrate,
- b) formation of a gate layer on said gate oxide layer,
- c) formation of a first mask,
- d) etching said gate layer through said mask to form gate structure from said gate layer and exposing areas adjacent to said gate structure,
- e) performing a first ion implantation into said substrate in all exposed areas adjacent to said gate structure,
- f) then forming a second mask for a second ion implantation,
- g) performing a second ion implantation step through said second mask at least one exposed area adjacent to said gate structure,
- h) removing said second mask,
- i) deposition of a dielectric layer over said gate structure,
- j) etching said dielectric layer to form a spacer structure therefrom, with the remainder of said dielectric layer being removed by said etching, and
- k) performing a third ion implantation into said substrate in all regions exposed adjacent to said gate structure and said spacer structure forming more highly doped regions.
Dependencies are inferred from the claim text.