Method for fabricating polycide gate MOSFET devices
AssigneeUnited Microelectronics Corp.
InventorsAnchor Chen, Gary Hong
Life of this patent
Estimating the term…
Abstract
A method of fabricating MOSFET device with polycide gate, which includes a polysilicon layer and a refractory metal silicide layer, is described. After a thin oxide layer is formed by a thermal process, the refractory metal silicide layer is transformed from an amorphous form to a crystalline form that leads to peeling and surface roughness problems in the prior art. This method utilizes an additional ion implantation step to transform the refractory metal silicide layer from the crystalline form back into the amorphous form. Hence, the problems of peeling and surface roughness of the polycide gate can be overcome.
Claims4
A method for fabricating metal oxide semiconductor field effect transistor device on a semiconductor substrate, comprising the steps of:
- forming a gate electrode structure on said semiconductor substrate which structure includes a gate oxide layer, a polysilicon gate layer, and a refractory metal silicide layer;
- forming a first thin thermal oxide layer over the exposed surfaces of said gate electrode structure and said semiconductor substrate, said refractory metal silicide layer being transformed from its amorphous form into a crystalline form;
- forming lightly doped source/drain regions in said semiconductor substrate by a first ion implantation procedure using said gate electrode structure as a mask;
- forming a dielectric layer over said first thin thermal oxide layer;
- anisotropically etching said dielectric layer and said first thin thermal oxide layer to form sidewall spacers on the side walls of said gate electrode structure;
- transforming said refractory metal silicide layer from its crystalline form into its amorphous form by a second ion implantation procedure;
- forming a second thin thermal oxide layer over the exposed surfaces of said gate electrode structure, and said semiconductor substrate;
- and
- forming heavily doped source/drain regions in said semiconductor substrate by a third ion implantation procedure using said gate electrode structure and said sidewall spacers as a mask.
Dependencies are inferred from the claim text.