ESD protection structure using LDMOS diodes with thick copper interconnect
AssigneeTexas Instruments Incorporated
InventorsTaylor R. Efland, Dave Cotton, Dale J. Skelton
Life of this patent
Estimating the term…
Loading patent…
AssigneeTexas Instruments Incorporated
InventorsTaylor R. Efland, Dave Cotton, Dale J. Skelton
Estimating the term…
An interconnection structure and method for a multiple zener diode ESD protectoin circuit for power semiconductor devices. A plurality of lateral Zener diodes is formed. Each device is formed of a plurality of cathode and anode diffusion regions to be coupled together to form the cathode and anode of one or more Zener diodes. Each diffusion region has a first metal layer stripe formed over it and in electrical contact with it. A second metal layer conductor is formed over a plurality of the first metal layer stripes, and selectively contacts the first metal layer stripes to form a bus. A thick third metal layer is then formed over each second metal layer bus, either physically contacting it or selectively electrically contacting it. The thick third level metal is fabricated of a highly conductive material, such as copper. The resulting Zener diodes are coupled together in an ESD structure using the second level busses and the thick copper third level busses. The ESD structure of the preferred embodiment has low overall resistance and fast time to breakdown and provides excellent protection for the circuits to be protected. Other devices, systems and methods are also disclosed.
An ESD protection circuit for LDMOS devices, comprising:
A method for providing a ESD protection for an LDMOS transistor, comprising the steps of:
Dependencies are inferred from the claim text.