Electronic circuit device having a series connection of resistor and capacitance as a noise reducing circuit connected to a power source wiring
AssigneeHitachi, Ltd.
InventorsHiroki Yamashita, Hiroyuki Itoh, Keiichirou Nakanishi, Tatsuya Saitoh, Tohru Kobayashi, Satoru Isomura
Life of this patent
Estimating the term…
Abstract
A power source wiring supplies power to individual electronic circuits constituting an electronic circuit device. Load circuits are connected to the power source wiring within the range of an arrival time of a voltage noise occurring in the power source wiring in a time of about a half of a pulse width of a noise current at the time of the operation of the electronic circuit. Each of these load circuits includes a series circuit of a resistance and a capacitance.
Claims5
An electronic circuit device comprising:
- a plurality of electronic circuits;
- a common power source wiring connected to said plurality of electronic circuits at a plurality of junctions;
- and
- a plurality of series circuits for reducing noise, each of said series circuits including a resistance and a capacitance connected in series, wherein said plurality of series circuits are connected to said power source wiring between adjacent junctions at which adjacent electronic circuits are respectively connected to said power source wiring;
- wherein assuming conditions of the operation frequency f.sub.o of said adjacent electronic circuits, a wiring length L.sub.t of said power source wiring, an inductance L and a capacitance C per unit length of said power source wiring, a characteristic impedance ZO of said power source wiring, and a smaller number Ne,min of said series circuits and a greater number Ne,max of said series circuits among the total number of said series circuits disposed within the range of distance 1/(8.multidot.f.sub.o .multidot..sqroot./(L.multidot.C) from each of said adjacent electronic circuits,
- when the operation frequency f.sub.o of said adjacent electronic circuits is in the following relation
- f.sub.o >1/(8.multidot.L.sub.t .multidot..sqroot.(L.multidot.C),
- then values of RL and CL of the resistance and the capacitance of said each series circuit satisfy the following relations
- RL<.pi..multidot.ZO.multidot.Ne,max/4, and
- CL>3.92/(.pi..sup.2 .multidot.ZO.multidot.Ne,min), and
- wherein said plurality of electronic circuits, said power source wiring and said plurality of series circuits are formed on a surface of a common semiconductor substrate.
An electronic circuit device comprising:
- a plurality of electronic circuits;
- a common power source wiring connected to said plurality of electronic circuits at a plurality of junctions;
- and
- a plurality of series circuits for reducing noise, each of said series circuits including a resistance and a capacitance connected in series, wherein said plurality of series circuits are connected to said power source wiring between adjacent junctions at which adjacent electronic circuits are respectively connected to said power source wiring;
- wherein assuming conditions of the operation frequency f.sub.o of said adjacent electronic circuits, a wiring length L.sub.t of said power source wiring, an inductance L and a capacitance C per unit length of said power source wiring, characteristic impedance ZO of said power source wiring, and a smaller number Ne,min of said series circuits and a greater number Ne,max of said series circuits among the total number of said series circuits disposed within the range of 1/(8.multidot.f.sub.o .multidot..sqroot.(L.multidot.C) from each of said adjacent electronic circuits,
- when the operation frequency f.sub.o of said adjacent electronic circuits is in the following relation
- f.sub.o >1/(8.multidot.L.sub.t .multidot..sqroot.(L.multidot.C),
- then values of RL and CL of the resistance and the capacitance of said each series circuit satisfy the following relations
- RL>.pi..multidot.ZO.multidot.Ne,max/4, and
- CL>2/(.pi..sup.2 .multidot.ZO.multidot.Ne,min), and
- wherein said plurality of electronic circuits, said power source wiring and said plurality of series circuits are formed on a surface of a common semiconductor substrate.
An electronic circuit device comprising:
- a plurality of electronic circuits;
- a common power source wiring connected to said plurality of electronic circuits at a plurality of junctions;
- and
- a plurality of series circuits for reducing noise, each of said series circuits including a resistance and a capacitance connected in series, wherein said plurality of series circuits are connected to said power source wiring between adjacent junctions at which adjacent electronic circuits are respectively connected to said power source wiring;
- wherein assuming conditions of the number N of said series circuits connected to said power source wiring between said adjacent electronic circuits, the operation frequency f.sub.o of said adjacent electronic circuits, a wiring length L.sub.t of said power source wiring, and an inductance L and a capacitance C per unit length of said power source wiring,
- when the operation frequency f.sub.o of said adjacent electronic circuits is in the following relation
- f.sub.o <1/(8.multidot.L.sub.t .multidot..sqroot./(L.multidot.C),
- then values of RL and CL of the resistance and the capacitance of said each series circuit satisfy the following relations
- CL>1.96/(2.multidot..pi..multidot.f.sub.o .multidot..sqroot.(L.sub.t .multidot.L.multidot.N)).sup.2, and
- CL.multidot.RL.sup.2 <L.sub.t .multidot.L.multidot.N, and
- wherein said plurality of electronic circuits, said power source wiring and said plurality of series circuits are formed on a surface of a common semiconductor substrate.
An electronic circuit device comprising:
- a plurality of electronic circuits;
- a common power source wiring connected to said plurality of electronic circuits at a plurality of junctions;
- and
- a plurality of series circuits for reducing noise, each of said series circuits including a resistance and a capacitance connected in series, wherein said plurality of series circuit are connected to said power source wiring between adjacent junctions at which adjacent electronic circuits are respectively connected to said power source wiring;
- wherein assuming conditions of the number N of said series circuits connected to said power source wiring between said adjacent electronic circuits, the operation frequency f.sub.o of said adjacent electronic circuits, the wiring length L.sub.t of said power source wiring, and an inductance L and a capacitance C per unit length of said power source wiring,
- when the operation frequency f.sub.o of said adjacent electronic circuits is in the following relation
- f.sub.o <1/(8.multidot.L.sub.t .multidot..sqroot.(L.multidot.C),
- then values of RL and CL of the resistance and the capacitance of said each series circuit satisfy the following relations
- CL>1/(2.multidot..pi..multidot.f.sub.o .multidot..sqroot.(L.sub.t .multidot.L.multidot.N)).sup.2, and
- CL.multidot.RL.sup.2 >L.sub.t .multidot.L.multidot.N, and
- wherein said plurality of electronic circuits, said power source wiring and said plurality of series circuits are formed on a surface of a common semiconductor substrate.
An electronic circuit device comprising:
- a plurality of electronic circuits;
- a common power source wiring connected to said plurality of electronic circuits at a plurality of junctions;
- and
- a plurality of series circuits for reducing noise, each of said series circuits including a resistance and a capacitance connected in series, wherein said plurality of series circuits are connected to said power source wiring between adjacent junctions at which adjacent electronic circuits are respectively connected to said power source wiring;
- wherein a resistance value of said resistance is at least 1/2 times and not greater than 5.5 times a characteristic impedance of said power source wiring, and
- wherein said plurality of electronic circuits, said power source wiring and said plurality of series circuits are formed on a surface of a common semiconductor substrate.
Dependencies are inferred from the claim text.