Nonvolatile semiconductor memory device having reduced resistance value for the common source wiring region
AssigneeKabushiki Kaisha Toshiba
InventorsYoshiko Yamaguchi, Yoichi Ohshima
Life of this patent
Estimating the term…
Loading patent…
AssigneeKabushiki Kaisha Toshiba
InventorsYoshiko Yamaguchi, Yoichi Ohshima
Estimating the term…
Field oxide films are formed on a semiconductor substrate of first conductivity type to be spaced from each other in the stripe shape. Gate insulating films are formed on the semiconductor substrate between the field oxide films. Word lines or control gate electrodes are formed on the field oxide films and the gate insulating films to be spaced from each other in the stripe shape along a direction perpendicular to the field oxide films. Grooves are formed in the gate insulating films and the field oxide films in regions sandwiched by the word lines. Source regions of second conductivity type are formed in the semiconductor substrate in the grooves formed in the gate insulating films. A common source wiring region of second conductivity type for electrically connecting the respective source regions is formed in the semiconductor substrate in the grooves formed in the field oxide films. The impurity concentration of the common source wiring region is higher than that of the source regions, and the diffusion depth of the common source wiring region is deeper than that of the source regions.
A semiconductor device comprising:
A semiconductor device comprising:
Dependencies are inferred from the claim text.