US 5,393,997 AGranted

CCD having transfer electrodes of 3 layers

AssigneeSony Corporation

InventorsTakashi Fukusho, Isao Hirota, Motoyuki Koike

Life of this patent

Estimating the term…

Loading patent…

Abstract

A solid state imager device comprises a plurality of pixels arranged in rows and columns, each of the pixels consisting of a light sensing element and a vertical transfer portion adjacent to the light sensing element, the vertical transfer portion having three gate portions such as a first, a second and a third gate portions insulated each other, the third gate portion located in the center of the three gate portions, a plurality of rows of base portions disposed in the horizontal direction and connecting the respective gate portions, a vertical wiring device disposed over the gate portions through an insulating layer, the vertical wiring device including, a first wiring film connecting the first gate portions, a second wiring film connecting the second gate portions, a third wiring film connecting the third gate portions which is connected to the odd row of the base portions, a fourth wiring film connecting the third gate portions which is connected to the even rows of the base portions, a read out pulse device for supplying a read out voltage pulse to the third and fourth wiring films, and a transfer pulse device for supplying a transfer voltage pulse to the three gate portions so as to transfer signal charges in the vertical direction.

Claims4

Dependent claims

A solid state imaging device comprising:

a plurality of pixels arranged in rows and columns, each of said pixels consisting of a light sensing element and a vertical transfer portion adjacent to said light sensing element;
said vertical transfer portion having three gate portions comprising first, second and third gate portions which are insulated from each other, said third gate portion located over said first and second gate portions;
a plurality of rows of base portions mounted on a light sensing portion and extending parallel to each other in a first direction and first base portions connecting first gate portions, second base portions connecting second gate portions and third base portions connecting third gate portions;
a plurality of first conducting bridge portions which connect said third base portions and said third gate portions;
said first conducting bridge portions lying over the first gate in a first column of pixels and lying over the second gate portions in a second column of pixels;
vertical wiring means disposed over said gate portions through an insulating layer, which running in the vertical direction, said vertical wiring means including;
a first wiring film connecting the first gate portions;
a second wiring film connecting the second gate portions;
a third wiring film connecting the third gate portions which is connected to odd rows of said plurality of third base portions;
a fourth wiring film connecting the third gate portions which is connected to even rows of said plurality of third base portions;
read out pulse means which supply read out voltage pulses to said third and fourth wiring films at a first time;
and
transfer pulse means which respectively supply first, second and third transfer voltage pulses to said first, second and third gate portions at a second time.

10 more elements

A solid state imaging device comprising:

a plurality of pixels arranged in rows and columns, each of said pixels consisting of a light sensing element and a vertical transfer portion adjacent to said light sensing element,
said vertical transfer portion having three gate portions comprising first, second and third gate portions which are insulated from each other, said third gate portion located over one of said first and second gate portions and extending to the other of said first and second gate portions;
a plurality of rows of first base portions mounted on a light sensing portion and extending parallel to each other in a first direction and connecting said first gate portions,
a plurality of rows of second base portions mounted on the light sensing portion and extending parallel to each other in the first direction and connecting said second gate portions,
a plurality of rows of third base portions mounted on the light sensing portion and extending parallel to each other in the first direction and connecting said third gate portions,
the third gate portions related to odd rows of said plurality of rows of said third base portions being spaced and insulated from the third gate portions related to even rows of said plurality of rows of said third base portions,
vertical wiring means disposed over said gate portions through an insulating layer, which running in the vertical direction, said vertical wiring means including:
a first wiring film connecting the first gate portions,
a second wiring film connecting the second gate portions,
a third wiring film connecting the third gate portions related to odd rows of said plurality of rows of said third base portions,
a forth wiring film connecting the third gate portions related to even rows of said plurality of rows of said third base portions,
read out pulse means supplying a read out voltage pulse to said third and fourth wiring films, and
transfer pulse means supplying transfer voltage pulse to said first, second and third gate portions so as to transfer signal charges in a second direction which is at right angles to said first direction.

10 more elements

Dependencies are inferred from the claim text.