HBT with semiconductor ballasting
AssigneeRockwell International Corporation
InventorEmilio A. Sovero
Life of this patent
Estimating the term…
Abstract
A III-V semiconductor device is provided with a ballasting resistor that may be connected in series with the emitter, collector, or base of an HBT, depending on the function of the device. The semiconductor ballasting resistor is formed in the subcollector epitaxial layer that is in intimate thermal contact with the substrate. The resistor is defined by isolating a rectangular area of the subcollector with ohmic contacts at each end and is fabricated with no processing steps in addition to those required for the HBT. The resistor provides self-limiting current capacity because of its semiconductor nature. Connected in series with the HBT emitter, the semiconductor resistor prevents destruction of the HBT, particularly in multiple cell, high power applications.
Claims12
A III-V semiconductor device, comprising:
- a substrate;
- a subcollector layer deposited atop said substrate;
- a collector layer deposited atop said subcollector layer,
- a base layer deposited atop said collector layer;
- an emitter layer deposited atop said base layer,
- said collector, base, and emitter layers forming an HBT;
- a semiconductor resistor formed in said subcollector layer;
- and
- an ohmic contact connecting said semiconductor resistor to said HBT.
A III-V semiconductor HBT, comprising:
- a semi-insulating substrate;
- the HBT formed on said substrate and having a subcollector layer deposited atop said substrate, a collector layer deposited atop said subcollector layer, a base layer deposited atop said collector layer, and an emitter layer deposited atop said base layer;
- a semiconductor resistor formed in said subcollector layer;
- and
- an ohmic contact connecting said semiconductor resistor to said HBT.
A high power 1II-V semiconductor device, comprising:
- a semi-insulating substrate;
- a subcollector layer deposited atop said substrate, a collector layer deposited atop said subcollector layer, a base layer deposited atop said collector layer, and an emitter layer deposited atop said base layer;
- a plurality of HBTs formed from said deposited layers and connected in parallel;
- each of said HBTs comprising a collector, a base, and an emitter;
- a plurality of semiconductor resistors formed in said subcollector layer;
- and
- a plurality of ohmic contacts, each of said ohmic contacts connecting one of said plurality of semiconductor resistors to a corresponding one of said plurality of HBTs.
Dependencies are inferred from the claim text.