Multi-port RAM having means for providing selectable interrupt signals
AssigneeMitsubishi Denki Kabushiki Kaisha
InventorsTakashi Miyake, Mitsuru Sugita
Life of this patent
Estimating the term…
Abstract
A multi-port RAM has a decoding portion for decoding a plurality of specific addresses for generating interruptions and a selection circuit for selecting some addresses from among the plurality of specific addresses. Since the plurality of addresses are selected for generating interruptions in parallel or in the sequence of time for each generation of an interruption, the data processing capability at the time of generation of interruptions can be improved.
Claims6
A multi-port RAM coupled to a central processing unit (CPU), said multi-port RAM comprising:
- a memory having a plurality of storage locations, each storage location accessed by a unique address in a memory address space;
- a plurality of ports for transmitting data between external devices and said memory;
- and
- an interrupt circuit, coupled to said plurality of ports, to said memory, and to the CPU, for generating interrupt signals to the CPU, when specific storage locations in said memory address space are written to via said plurality of ports, said interrupt circuit comprising:
- decoding means for decoding a plurality of specific addresses corresponding to said specific storage locations in said memory address space to generate said interrupt signals;
- and
- a selection circuit, coupled to said decoding means, for selecting one of said generated interrupt signals to interrupt the CPU.
A multi-port RAM coupled to a central processing unit (CPU), said multi-port RAM comprising:
- a memory having a plurality of storage locations, each storage location accessed by a unique address in a memory address space;
- a plurality of ports, coupled to said memory and to external devices, for transmitting data between said external devices and said memory;
- and
- an interrupt circuit, coupled to said plurality of ports, to said memory, and to the CPU, for generating interrupt signals to the CPU, said interrupt circuit comprising:
- decoding means for decoding a plurality of predetermined addresses corresponding to said specific storage locations in said memory address space to generate said interrupt signals;
- and
- a selection circuit, coupled to said decoding means, for selecting one of said generated interrupt signals to interrupt the CPU;
- whereby said interrupt circuit generates said interrupt signals when said decoding circuit decodes one of said plurality of predetermined addresses sent to said interrupt circuit via one of said plurality of ports.
Dependencies are inferred from the claim text.