Method for optimally placing components of a VLSI circuit
AssigneeVLSI Technology, Inc.
InventorsSunil V. Ashtaputre, Dale M. Wong
Life of this patent
Estimating the term…
Loading patent…
AssigneeVLSI Technology, Inc.
InventorsSunil V. Ashtaputre, Dale M. Wong
Estimating the term…
In a method for placement of components for a VLSI circuit, an initial number of current placements are selected. A greedy optimization is partially performed on each of the current placements. Then, a subset of the current placements which have been partially optimized is selected to be the new current placements. This selection is based on a global cost metric for the current placements. The global cost metric is, for example, based on the total length of all connection line networks for the circuit. The partial optimization and selection are repeated until there is only one current placement. Then, an optimization is performed on the remaining placement to obtain an optimized placement. The optimization is, for example, a completion of the partially performed greedy optimization.
A method comprising the steps of:
A computer implemented method for placement of components for a VLSI circuit, the method comprising the steps, performed by a computer, of:
Dependencies are inferred from the claim text.