Integrated circuit copper metallization process using a lift-off seed layer and a thick-plated conductor layer
AssigneeTexas Instruments Incorporated
InventorSue E. Crank
Life of this patent
Estimating the term…
Loading patent…
AssigneeTexas Instruments Incorporated
InventorSue E. Crank
Estimating the term…
An improved metallized structure (10) is formed from a copper seed layer (46) and a copper structure (48). Semiconductor devices to be connected (16-18) are covered by a conductive barrier layer (20). An oxide layer (28) is then deposited over the barrier layer (20) and patterned using standard photolithographic techniques and an anisotropic plasma etch. Vertical sidewalls (36-38) are formed by the etch and an HF deglaze. A seed layer (44-46) is then sputtered onto a photoresist layer (30) and the exposed barrier layer (20). After stripping the photoresist (30) and the seed layer (44) thereon, the copper structure (48) is electroplated over the remaining seed layer (46). The structure (48) thus formed has approximately vertical sidewalls (24-26) for improved contact with subsequent layers.
A method for forming a conductive structure in an integrated circuit, comprising the steps of:
A method for forming a conductive structure in an integrated circuit, comprising the steps of:
Dependencies are inferred from the claim text.