US 5,313,419 AGranted

Self-aligned trench isolation scheme for select transistors in an alternate metal virtual ground (AMG) EPROM array

AssigneeNational Semiconductor Corporation

InventorMing-Bing Chang

Life of this patent

Estimating the term…

Abstract

The present invention provides a self-aligned trench isolation scheme for the MOS select transistors in an alternate metal virtual ground (AMG) EPROM array architecture. The new isolation scheme allows bit line to bit line spacing to be scaled to 0.6 .mu.m and below without compromising either data retention or memory performance characteristics. A new poly stack self-aligned etch scheme is also provided to scale the word line spacing to 0.6 .mu.m and below and, thus, allow a 64 Mbit EPROM array to be realized.

Claims4

Dependent claims

An alternate metal virtual ground (AMG) EPROM device structure formed in a silicon substrate of P-type conductivity, the device structure including both a cell array portion that includes a matrix of rows and columns of EPROM cells and a select transistor portion formed adjacent to the cell array portion and electrically connected to the cell array portion for controlling operations of the cell array portion, the AMG EPROM device structure comprising:

a layer of silicon dioxide formed on the surface of the silicon substrate in both the cell array portion and the select transistor portion of the device structure;
a plurality of spaced-apart, parallel islands of oxide/nitride/oxide (ONO) and underlying floating gate polysilicon (poly1) formed on the silicon dioxide layer in the cell array portion of the device structure;
a plurality of parallel buried bit lines of N-type conductivity formed in the silicon substrate in the cell array portion between the parallel ONO/poly1 islands, each of the bit lines having a section that extends into the select transistor portion of the device structure, alternating bit lines being contacted by conductive contacts to provide drain bit lines of the EPROM cell matrix, the non-contacted bit lines providing source bit lines of the EPROM cell matrix;
a plurality of spaced-apart, parallel polysilicon word lines (poly2) formed perpendicular to and overlying the ONO/poly1 islands such that the polysilicon word lines are separated from the floating gate poly1 by the ONO, and such that the combination of a selected drain bit line, a selected source bit line adjacent to the selected drain bit line, the ONO/poly1 islands formed between the selected drain bit line and the selected source bit line and the poly2 word lines overlying said ONO/poly1 islands define a segment of EPROM cells in the EPROM cell matrix;
polysilicon select lines formed on the silicon dioxide layer in the select transistor portion of the device structure and perpendicular to and overlying the bit line extending into the select transistor portion to thereby define first and second rows of MOS select transistors;
and
localized isolation trenches formed in the silicon substrate between adjacent MOS select transistors in each of the first and second rows of select transistors to electrically isolate said adjacent MOS select transistors.

4 more elements

Dependencies are inferred from the claim text.

patentgrep

Loading patent…

Abstract

a layer of silicon dioxide formed on the surface of the silicon substrate in both the cell array portion and the select transistor portion of the device structure;
a plurality of spaced-apart, parallel islands of oxide/nitride/oxide (ONO) and underlying floating gate polysilicon (poly1) formed on the silicon dioxide layer in the cell array portion of the device structure;
a plurality of parallel buried bit lines of N-type conductivity formed in the silicon substrate in the cell array portion between the parallel ONO/poly1 islands, each of the bit lines having a section that extends into the select transistor portion of the device structure, alternating bit lines being contacted by conductive contacts to provide drain bit lines of the EPROM cell matrix, the non-contacted bit lines providing source bit lines of the EPROM cell matrix;
a plurality of spaced-apart, parallel polysilicon word lines (poly2) formed perpendicular to and overlying the ONO/poly1 islands such that the polysilicon word lines are separated from the floating gate poly1 by the ONO, and such that the combination of a selected drain bit line, a selected source bit line adjacent to the selected drain bit line, the ONO/poly1 islands formed between the selected drain bit line and the selected source bit line and the poly2 word lines overlying said ONO/poly1 islands define a segment of EPROM cells in the EPROM cell matrix;
polysilicon select lines formed on the silicon dioxide layer in the select transistor portion of the device structure and perpendicular to and overlying the bit line extending into the select transistor portion to thereby define first and second rows of MOS select transistors;
and
localized isolation trenches formed in the silicon substrate between adjacent MOS select transistors in each of the first and second rows of select transistors to electrically isolate said adjacent MOS select transistors.

4 more elements