Low voltage inhibiting circuit for a microcomputer
AssigneeFord Motor Company
InventorHarold R. Macks
Life of this patent
Estimating the term…
Abstract
A low voltage inhibiting circuit for use with a microcomputer in which a reset signal is applied during power-up or whenever the voltage of an unregulated source to a regulated supply drops below a predetermined threshold level. The reset signal is removed whenever the voltage from the unregulated source is restored to a value which is above a second predetermined threshold value defined as being above the first threshold value and after a predetermined period of time.
Claims9
A circuit for inhibiting the operation of a microcomputer by applying a reset signal to a reset terminal of said microcomputer when voltage supplied by a DC source to a regulated power supply that is connected to said microcomputer drops below a first threshold level corresponding to a first predetermined minimum value, and for removing said reset signal following said voltage from said DC source being raised to a value that is above a second threshold level corresponding to a second predetermined minimum value that is greater than said first value, comprising:
- a first voltage sensing means connected between said DC source and ground for providing a first output signal level when said DC source voltage is sensed as having raised above said second threshold level and remains continuously above said first threshold level and for providing a second output signal level that is distinguishable from said first output signal when said DC source voltage is sensed as having dropped below said first threshold level;
- a second voltage sensing means connected between said regulated power supply and ground, and to said first voltage sensing means to provide a nonreset signal level to said reset terminal when said first output signal level is present and a reset signal when said second output signal level is present;
- and
- feedback means connected between said first and second means for causing said first means to sense when said DC source voltage is raised above said second threshold level when said reset signal is provided by said second means and causing said first means to sense when said DC source voltage drops below said first threshold level when said nonreset signal level is provided.
A circuit for resetting a microcomputer when the voltage level of an associated DC source, connected to power a regulated power supply for the microcomputer, drops below a first predetermined threshold level, comprising:
- means for monitoring the voltage level of said associated DC source;
- means within said monitoring means for defining a first threshold level associated with said monitored voltage and a second threshold level, slightly greater than said first threshold level;
- and
- means connected to said threshold defining means and providing a reset signal to a microcomputer when said monitored voltage level drops below a first defined threshold level and removing said reset signal when said monitored voltage level returns to a level that is above said second defined threshold level.
A circuit for resetting a microcomputer when the voltage level of an associated DC source, connected to power a regulated power supply for the microcomputer, drops below a first predetermined threshold level, comprising:
- a voltage dropping network connected between said DC source and ground, including a plurality of resistors and at least one Zener diode connected in series;
- a first switching transistor having a base terminal connected to a junction formed between the Zener diode and one of the resistors and a collector-emitter path connected between the DC source and ground;
- a second switching transistor having a base terminal connected to a nongrounded terminal of said switching transistor in its first collector-emmiter path and the collector-emitter path of said second switching transistor connected between the regulared power supply and ground;
- wherein said reset terminal of said microcomputer is connected to a nongrounded terminal of said second switching transistor.
Dependencies are inferred from the claim text.