MOS type field effect transistor and manufacturing method thereof
AssigneeMitsubishi Denki Kabushiki Kaisha
InventorsMasahiro Shimizu, Tachihisa Yamaguchi
Life of this patent
Estimating the term…
Loading patent…
AssigneeMitsubishi Denki Kabushiki Kaisha
InventorsMasahiro Shimizu, Tachihisa Yamaguchi
Estimating the term…
A MOS type field effect transistor includes a columnar insulation layer (22) formed in a concave portion of semiconductor layer (23) that is formed on a main surface of a semiconductor substrate (21). One source drain region (15) is formed annularly in the main surface of the substrate (21) and outwardly from an outer circumferential surface of the semiconductor layer (23), and is connected to one end of a channel (24) of the semiconductor layer (23). A second source drain region (16) is formed on an upper end of the semiconductor layer (23), and is connected to the other end of the channel (24). A cylindrical gate electrode (28) is formed to surround the outer circumferential surface of the semiconductor layer (23). Insulation layer (22) within semiconductor layer (23) constitutes a vertical SOI device.
A manufacturing method of a MOS field effect transistor comprising:
Dependencies are inferred from the claim text.