Method of dry etching in semiconductor device processing
AssigneeSeiko Epson Corporation
InventorIsamu Namose
Life of this patent
Estimating the term…
Loading patent…
AssigneeSeiko Epson Corporation
InventorIsamu Namose
Estimating the term…
A dry chemical etching method for etching one or more silicon oxide layers, such as SOG, TEOS, LTO or other types of deposited Si or SiO.sub.2 layers, provides for low selectivity (ratio) with high controllability and reliability with shorter etching times and increased wafer throughput and yield with improved uniformity in planarization. The etching medium comprises C.sub.n F.sub.2n+2, wherein n is an integer, such as, CF.sub.4, C.sub.2 F.sub.6 or C.sub.3 F.sub.8, and an inert gas, such as, He, Ar or Xe. The inert gas as properly mixed with the fluoride gas provides an adsorption layer at the etching surface providing a buffering effect on the fluorine radicals, F*, liberated in the plasma, so that control over the uniformity and the rate of etching can more easily be accomplished without fear of nonuniform etching or over-etching.
A method of producing a semiconductor device including a step for simultaneously dry etching a deposited silicon oxide layer comprising the steps of:
A method of producing a semiconductor device employing an etch-back planarization step comprising the steps of:
A method of producing a semiconductor device including the planarization of an exposed surface of the semiconductor wafer during the practice of the method comprising the steps of:
A method of producing a semiconductor device including the planarization of an exposed surface of a semiconductor wafer during the practice of the method comprising the steps of:
A method of planarizing two sequentially deposited first and second oxide layers wherein said layers are of different oxide materials and have different etching rate characteristics, comprising the steps of:
A method of producing a semiconductor device including the planarization of an exposed surface of a semiconductor wafer during the practice of the method comprising the steps of:
A method of producing a semiconductor device including the planarization of an exposed surface of a semiconductor wafer during the practice of the method comprising the steps of:
Dependencies are inferred from the claim text.