Method of forming wiring of semiconductor device
AssigneeFujitsu Limited
InventorRyoichi Mukai
Life of this patent
Estimating the term…
Loading patent…
AssigneeFujitsu Limited
InventorRyoichi Mukai
Estimating the term…
A method of forming a wiring (a multilayer interconnection) of a semiconductor device, comprising the steps of: forming a first conductor film on a first insulating film formed on a semiconductor substrate; forming a second insulating film having a via-hole on the first conductor film and first insulating film; depositing a second conductor film over the second insulating film and the via-hole; selectively etching the second conductor film to form a groove which surrounds the via-hole at a predetermined distance from the via-hole; irradiating the whole surface with a laser beam to melt and make the portion of the second conductor film from the edge of the via-hole to the groove flow into the via-hole, so that a conductor plug is formed within the via-hole; and forming a third conductor film in contact with the conductor plug. The other portion of the second conductor film prevents the laser beam from penetrating the first conductor film. The plug formation process is applied during a formation of other wiring (an electrode coming into contact with a doped region in a semiconductor substrate).
A method of forming a wiring of a semiconductor device comprising the steps of:
A method of forming wiring of a semiconductor device, comprising the steps of:
A method of forming wiring of a semiconductor device, comprising the steps of:
Dependencies are inferred from the claim text.