Method for isolating SiO.sub.2 layers from PZT, PLZT, and platinum layers
AssigneeRadiant Technologies, Inc.
InventorsJoseph T. Evans, Jr., Jeff A. Bullington, Carl E. Montross, Jr.
Life of this patent
Estimating the term…
Loading patent…
AssigneeRadiant Technologies, Inc.
InventorsJoseph T. Evans, Jr., Jeff A. Bullington, Carl E. Montross, Jr.
Estimating the term…
An improved method for constructing integrated circuit structures in which a buffer SiO.sub.2 layer is used to separate various components comprising ferroelectric materials or platinum is disclosed. The invention prevents interactions between the SiO.sub.2 buffer layer and the ferroelectric materials. The invention also prevents the cracking in the SiO.sub.2 which is commonly observed when the SiO.sub.2 layer is deposited directly over a platinum region on the surface of the circuit. The present invention utilizes a buffer layer of material which is substantially inert with respect to the ferroelectric material and which is also an electrical insulator to separate the SiO.sub.2 layer from the ferroelectric material and/or the platinum regions.
An improved integrated circuit structure comprising:
A method for isolating a first layer including SiO.sub.2 from a second layer in an integrated circuit comprising the steps:
A ferroelectric capacitor structure comprising:
Dependencies are inferred from the claim text.