Method for modifying wiring of semiconductor device
AssigneeHitachi, Ltd.
InventorsMikio Hongo, Katsuro Mizukoshi, Shyuzo Sano, Takashi Kamimura, Takahiko Takahashi
Life of this patent
Estimating the term…
Loading patent…
AssigneeHitachi, Ltd.
InventorsMikio Hongo, Katsuro Mizukoshi, Shyuzo Sano, Takashi Kamimura, Takahiko Takahashi
Estimating the term…
The wiring of a semiconductor device having a multilayer interconnection on a semiconductor substrate is modified. A plurality of fine holes are formed on an insulation film by the radiation of a converged energy beam to expose selected ones of the internal lines of the underlying wiring. A thin buffer film of Cr, Ti, TiN, or W is formed along a path where an additional connection line is to be deposited. The path extends along an upper surface of the insulating film at least in and between the said fine holes. The additional connection line is deposited on the buffer film by energy beam CVD, using Mo, W, or Al, to interconnect the exposed internal lines. The additional connection line is annealed by radiating an energy beam thereon to reduce its resistance. A further insulating film is deposited covering the additional connection line by energy beam CVD.
A method for modifying wiring of a semiconductor device having a multilayer interconnection on a semiconductor substrate, including the steps of:
A method for modifying wiring of an LSI semiconductor device having a multilayer interconnection on a semiconductor substrate, including the steps of:
A method for modifying wiring of a semiconductor device having a multilayer interconnection on a semiconductor substrate, the method including:
A method for modifying electron flow paths of a semiconductor device which has internal electron carrying lines embedded between semiconductor layers, the method comprising:
Dependencies are inferred from the claim text.