Push-back junction isolation semiconductor structure and method
AssigneeLinear Technology Corporation
InventorsCarl Nelson, Jia-Tarng Wang
Life of this patent
Estimating the term…
Loading patent…
AssigneeLinear Technology Corporation
InventorsCarl Nelson, Jia-Tarng Wang
Estimating the term…
The surface area of a junction-isolated tub in a silicon epitaxial layer grown on a silicon substrate is increased by introducing dopant into surface portions of the tub to effectively push back the junction between the tub and the isolation region. The junction-isolation region surrounding the tub typically has a dopant concentration profile which decreases from the center of the junction-isolation region towards the junction with the tub. By increasing the surface concentration of dopant in the tube, the net dopant concentration of peripheral portions of the junction-isolation region is converted, thereby effectively increasing the size of the surface of the tub. The dopant concentration in the surface of the entire tub can be increased, or only the periphery of the tub can have increased dopant concentration, thereby maintaining the breakdown voltage of devices fabricated in the tub.
In the manufacture of an integrated circuit in a silicon semiconductor, a method of forming a junction isolated tub region, comprising the steps of:
In the manufacture of an integrated circuit in a silicon semiconductor, a method of forming a junction isolated tub region, comprising the steps of:
In the manufacture of an integrated circuit in a silicon semiconductor, a method of forming a junction isolated tub region, comprising the steps of:
Dependencies are inferred from the claim text.