US 5,179,033 AGranted

Method for manufacturing TFT SRAM

AssigneeSharp Kabushiki Kaisha

InventorAlberto O. Adan

Life of this patent

Estimating the term…

Loading patent…

Abstract

A method for manufacturing a semiconductor device by (i) depositing a first insulating layer over a semiconductor substrate having a polysilicon gate, and then opening a first contact hole so as to form a first insulating film, (ii) depositing a second polysilicon layer over the semiconductor substrate including the first contact hole, and then patterning the same so as to form a second polysilicon film, (iii) depositing a second insulating film over the semiconductor substrate including the second polysilicon film, and then opening a second contact hole so as to form a second insulating film, (iv) depositing a third polysilicon layer over the semiconductor substrate including the second contact hole, and then patterning the same as to form a third polysilicon film as a capacitor bottom electrode, (v) implanting ions in the second polysilicon film in a region other than a capacitor formation region so as to form a source/drain region, (vi) depositing a third insulating layer over the whole surface, and then opening a contact window so as to form a third insulating film as a capacitor insulating film, and (vii) depositing a fourth polysilicon layer over the semiconductor substrate including the contact window, and then patterning the same so as to make a fourth polysilicon film remain as a capacitor top electrode in only the capacitor formation region.

Claims1

Dependent claims

A method for manufacturing a static RAM having a thin film transistor, comprising the steps of:

(i) forming on a semiconductor substrate a MOS transistor with a gate electrode made of a first polysilicon film and serving as a gate electrode of a bulk transistor and as a bottom electrode of the thin film transistor;
(ii) depositing a first insulating layer over the entire substrate surface including the MOS transistor, and then etching a first contact hole in the first insulating layer;
(iii) depositing a second polysilicon layer over the entire substrate surface including the first contact hole, and then patterning the same so as to form a body of the thin film transistor, said first polysilicon film being connected to said second polysilicon layer at said first contact hole;
(iv) depositing a second insulating layer over the entire substrate surface including the patterned second polysilicon layer, and then etching a second contact hole in the second insulating layer;
(v) depositing a third polysilicon layer over the entire substrate surface including the second contact hole, and then patterning the same so as to form a top gate electrode of the thin film transistor which at the same time serves as a capacitor bottom electrode, thereby connecting the first polysilicon film with the patterned third polysilicon layer;
(vi) implanting ions with use of the patterned third polysilicon layer as a mask to form source/drain regions for the thin film transistor;
(vii) depositing a third insulating layer as a capacitor insulating film over the entire substrate surface, and then opening a third contact hole in the third insulating layer;
and
(viii) depositing a fourth polysilicon layer over the entire substrate surface including the third contact hole, and then patterning the same so as to form a capacitor top electrode.

6 more elements

Dependencies are inferred from the claim text.