Latch circuit and method with complementary clocking and level sensitive scan capability

In a latch circuit:

• a master latch having first and second data input terminals, a slave latch connected to the master latch, means for applying a differential pair of clock signals to the master latch and to the slave latch in a complementary manner to clock data from the first input terminal to the master latch while the slave latch is holding data and to clock data from the master latch to the slave latch while the master latch is holding data, means for applying a first clock signal separate from the differential pair of clock signals to the master latch to clock data from the second input terminal to the master latch, and means for applying a second clock signal separate from the differential pair of clock signals to the slave latch to clock data from the master latch to the slave latch.

In a latch circuit:

• a master latch and a slave latch each having an input pair and a latch pair, means for applying a differential pair of clock signals to the latches with one of the clock signals being applied to the input pair in the master latch and to the latch pair in the slave latch and the other clock signal being applied to the latch pair in the master latch and to the input pair in the slave latch, a second input pair connected to the latch pair in the master latch, means for applying a first clock phase separate from the clock signals to the second input pair and to the latch pair in the master latch to load data into the master latch through the second input pair, and means for applying a second clock phase separate from the clock signals to the input pair and to the latch pair in the slave latch to transfer the data from the master latch to the slave latch.

In a method of clocking data in a latch circuit having master and slave latches with normal and scanning modes of operation, the steps of:

• presenting data to normal and scan data input terminals of the master latch, applying a differential pair of clock signals to the master latch and to the slave latch during the normal mode of operation to load data from the normal data input terminal to the master latch and to transfer the normal data from the master latch to the slave latch, and applying two separate non-overlapping scan clock phases to the two latches during the scanning mode to load data from the scan data input terminal to the master latch and to transfer the scan data from the master latch to the slave latch.

In a method of clocking data in a latch circuit having a master latch with first and second data input terminals, and a slave latch connected to the master latch, the steps of applying a differential pair of clock signals to the master latch and to the slave latch in a complementary manner to clock data from the first input terminal to the master latch while the slave latch is holding data and to clock data from the master latch to the slave latch while the master latch is holding data, applying a first clock phase to the master latch to clock data from the second input terminal to the master latch, and applying a second clock phase to the slave latch to clock the second input data from the master latch to the slave latch.

In a method of clocking data in a latch circuit having a master latch with first and second input pairs and a latch pair, and a slave latch with an input pair and a latch pair, the steps of applying a differential pair of clock signals to the latches in such manner that one of the clock signals is applied to the first input pair in the master latch and to the latch pair in the slave latch and the other clock signal is applied to the latch pair in the master latch and to the input pair in the slave latch, applying a first clock signal to the second input pair and to the latch pair in the master latch to load data into the master latch through the second input pair, and applying a second clock signal to the input pair and to the latch pair in the slave latch to transfer the data from the master latch to the slave latch.

In a latch circuit:

• first and second ECL input pairs, an ECL latch pair, sources of first and second clock signals, a first switching pair responsive to one of the clock signals for selectively steering current toward either the second input pair or the latch pair, and a second switching pair responsive to the other clock signal for selectively steering current toward either the first input pair or the first switching pair.

In a method of operating an ECL latch circuit having first and second input pairs, first and second clock inputs, and a latch pair, the steps of:

• selectively steering current toward either the second input pair or the latch pair under control of a signal applied to the first clock input, and selectively steering current toward either the first input pair or the second input pair and the latch pair under control of a signal applied to the second clock input.

In a latch circuit:

• a master latch having a first data input terminal and a second data input terminal, a slave latch connected to the master latch, means for applying a differential clock pair to both the master latch and the slave latch to load data from the first data input terminal to the master latch and to transfer data from the master latch to the slave latch, and means for applying a second set of clock signals to the master latch and to the slave latch to load data from the second data input terminal to the master latch and to transfer data from the master latch to the slave latch, said second set of clock signals being separate and distinct from the differential clock pair.

In a latch circuit:

• a master latch having a first data input terminal and a second data input terminal, a slave latch connected to the master latch, means for applying a first set of clock signals to the master latch and to the slave latch to load data from the first data input terminal to the master latch and to transfer data from the master latch to the slave latch, and means for applying a separate non-overlapping clock signals to respective ones of the latches to load data from the second data input terminal to the master latch and to transfer data from the master latch to the slave latch, said non-overlapping clock signals being separate and distinct from the first set of clock signals.

In a latch circuit:

• a master latch having a first data input terminal and a second data input terminal, a slave latch connected to the master latch, means for applying a first set of clock signals to the master latch and to the slave latch to load data from the first data input terminal to the master latch and to transfer data from the master latch to the slave latch, said clock signals being applied to the two latches in a complementary manner so that one of the latches holds data while the other latch is transparent, and means for applying a second set of clock signals to the master latch and to the slave latch to load data from the second data input terminal to the master latch and to transfer data from the master latch to the slave latch, said first and second sets of clock signals being separate and distinct from each other.

In a method of clocking data into master and slave latches, the steps of presenting data to first and second data input terminals in the master latch, applying a differential pair of clock signals to both the master latch and the slave latch to load data from the first data input terminal to the master latch and to transfer data from the master latch to the slave latch, and applying a second set of clock signals to the master latch and to the slave latch to load data from the second data input terminal to the master latch and to transfer the second input data from the master latch to the slave latch.

In a method of clocking data into master and slave latches, the steps of presenting data to first and second data input terminals in the master latch, applying a first set of clock signals to the master latch and to the slave latch to load data from the first data input terminal to the master latch and to transfer data from the master latch to the slave latch, and applying a set of separate non-overlapping clock signals to respective ones of the master and slave latches to load data from the second data input terminal to the master latch and to transfer the second input data from the master latch to the slave latch.

In a method of clocking data into master and slave latches, the steps of presenting data to first and second data input terminals in the master latch, applying a first set of clock signals to the master latch and to the slave latch to load data from the first data input terminal to the master latch and to transfer data from the master latch to the slave latch, said signals being applied in a complementary manner so that one of the latches holds data while the other latch is transparent and applying a second set of clock signals to the master latch and to the slave latch to load data from the second data input terminal to the master latch and to transfer the second input data from the master latch to the slave latch.