Back to results
US 4,958,088 AGranted
Low power three-stage CMOS input buffer with controlled switching
AssigneeMicron Technology, Inc.
InventorsMohammad H. Farah-Bakhsh, Stephen L. Casper
Life of this patent
Estimating the term…
Abstract
A CMOS low power Schmitt type input buffer for a dynamic random access memory (DRAM) circuit. This buffer is further characterized in that a falling edge on the input has better than average noise immunity and has a slightly longer propagation time through the buffer than a rising edge.
Claims6
A buffer, comprising:
- (a) an output;
- (b) an output stage which includes a pulldown device and a pullup device coupled to the output, wherein the pullup device is deactivated before said pulldown device is activated;
- (c) an input stage, comprising a first transistor of a first conductivity type, and a second transistor of a second conductivity type, said transistors gated by an input node, a first terminal of said first transistor responsive to a supply potential, a second terminal of said first transistor and a first terminal of said second transistor connected to a first node, a second terminal of said second transistor responsive to a reference potential;
- (d) a middle stage, comprising third and fourth transistors of said second conductivity type, said third transistor gated by said first node, said fourth transistor gated by said input node, a first terminal of said third transistor responsive to said supply potential, a second terminal of said third transistor and a first terminal of said fourth transistor connected to a second node, a second terminal of said fourth transistor responsive to said reference potential;
- and
- (e) said output stage comprising a fifth transistor of said first conductivity type and a sixth transistor of said second conductivity type, said fifth transistor gated by said first node, said sixth transistor gated by said second node, a first terminal of said fifth transistor responsive to said supply potential, a second terminal of said fifth transistor and a first terminal of said sixth transistor connected to an output node, a second terminal of said sixth transistor responsive to said reference potential.
3 more elements
A buffer comprising:
- (a) an output;
- (b) an output stage which includes a pulldown device and a pullup device coupled to the output, wherein the pullup device is deactivated before said pulldown device is activated;
- (c) an input stage, comprising first and second transistors of a first conductivity type, and third and fourth transistors of a second conductivity type, said transistors gated by an input node, a first terminal of said first transistor connected to a supply potential, a second terminal of said first transistor and a first terminal of said second transistor connected to a first node, a second terminal of said second transistor and a first terminal of said third transistor connected to a second node, a second terminal of said third transistor and a first terminal of said fourth transistor connected to a third node, a second terminal of said fourth transistor connected to a reference potential;
- (d) a middle stage, comprising fifth and sixth transistors of said second conductivity type, said fifth transistor gated by said second node, said sixth transistor gated by said input node, a first terminal of said fifth transistor connected to said supply potential, a second terminal of said fifth transistor and a first terminal of said sixth transistor connected to a fourth node, a second terminal of said sixth transistor responsive to said third node;
- and
- (e) said output stage comprising a seventh transistor of said first conductivity type and an eighth transistor of said second conductivity type, said seventh transistor gated by said second node, said eighth transistor gated by said fourth node, a first terminal of said seventh transistor connected to said supply potential, a second terminal of said seventh transistor and a first terminal of said eighth transistor connected to an output node, a second terminal of said eighth transistor connected to said reference potential.
3 more elements
Dependencies are inferred from the claim text.