Random number generator circuit

A random number generator circuit, formed on an integrated circuit chip, said chip having power supply voltage which randomly varies with respect to time, comprising:

• a plurality of n delay stages serially connected in a sequence with a feedback input at a first stage in said sequence and a feedback output at a last stage in said sequence, each stage including at least two inverter circuits, each inverter circuit having a power supply input terminal;
• an exclusive OR circuit coupled in a feedback path between said feedback output of said last stage and said feedback input of said first stage;
• said plurality of n delay stages being divided into a first subplurality of i stages, having a first output coupled as a first input to said exclusive OR circuit;
• said plurality of n delay stages having a second subplurality of n minus i stages in said plurality of stages, with said feedback output coupled as a second input to said exclusive OR circuit;
• said exclusive OR circuit generating a pseudo-random signal pattern at the output thereof in response to inputs from said first and second subpluralities of delay stages;
• each said delay stages in said plurality of n delay stages propagating signals which traverse consecutive ones of said delay stages, each said delay stage applying a randomly varying magnitude of signal propagation delay to said signals in response to said randomly varying power supply voltage applied to said delay stages, resulting in randomly occurring race conditions between said first and second inputs of said exclusive OR circuit;
• said exclusive OR circuit randomly changing said pseudo-random signal pattern in response to said randomly occurring race conditions, and;
• a sampling circuit having an input connected to the output of said second subplurality of stages, for periodically sampling the binary state at the output of said second subplurality of stages;
• whereby said sampling circuit outputs a pseudo-random signal pattern which randomly changes with time.

A random number generator circuit, formed on an integrated circuit chip, said chip having a power supply voltage which randomly varies with respect to time, comprising:

• a free-running ring oscillator, having a plurality of inverter circuits connected in cascade and having an output, each inverter circuit having a power supply input terminal;
• a feedback shift register having a plurality of n delay stages serially connected in a sequence with a feedback path, each stage having a clock input connected to said output of said ring oscillator, said stages being divided into a first subplurality of i stages, having an output coupled as a first input to an exclusive OR device;
• said feedback shift register having a second subplurality of n minus i stages in said plurality of stages, with an output coupled as a second input to said exclusive OR circuit;
• a sampling circuit having an input coupled to said feedback path, for periodically sampling the binary state of a pseudo-random signal pattern output by said exclusive OR circuit;
• each said inverter circuit in said ring oscillator propagating an oscillator signal which traverses consecutive ones of said inverter circuits, each said inverter circuit applying a randomly varying magnitude of signal propagation delay to said oscillator signal in response to said randomly varying power supply voltage applied to said inverter circuits, resulting in an oscillator signal output from said ring oscillator with a randomly varying frequency;
• said sampling of said pseudo-random signal pattern by said sampling circuit randomly changing in response to said randomly varying ring oscillator frequency;
• and
• whereby said sampling circuit outputs a pseudo-random signal pattern which randomly changes with time.