Method of fabricating a high voltage semiconductor device having a pair of V-shaped isolation grooves
AssigneeSiliconix Incorporated
InventorAdrian I. Cogan
Life of this patent
Estimating the term…
Loading patent…
AssigneeSiliconix Incorporated
InventorAdrian I. Cogan
Estimating the term…
A method of fabricating a semiconductor device capable of handling high voltages includes forming a relatively thick epitaxial layer the top surface of which defines a plurality of generally V-shaped grooves, a pair of the grooves having formed therebetween active device regions, such pair of grooves acting as isolation regions including impurity regions extending on both sides of the groove through the epitaxial layer to a lower layer. A pair of grooves formed inward of the first-mentioned grooves contact active regions of the device into which the V-shaped portions extend, again with each such V-shaped portion having impurity regions extending on both sides thereof. The impurity regions associated with the V-shaped grooves are formed simultaneously with other active regions of the device.
A method of making a semiconductor device comprising:
Dependencies are inferred from the claim text.