Fabricating a field effect transistor utilizing a dummy gate
AssigneeInternational Business Machines Corporation
InventorsVolker Graf, Albertus Oosenbrug
Life of this patent
Estimating the term…
Loading patent…
AssigneeInternational Business Machines Corporation
InventorsVolker Graf, Albertus Oosenbrug
Estimating the term…
A process for the fabrication of "low temperature"-gate MESFET structures, i.e., gate metal deposition takes place after annealing of an n.sup.+ -implant that form source- and drain- contact regions. The process permits self-alignment of all three important MESFET parts, namely, the implanted contact regions, and both, the ohmic, as well as the gate, contact metallizations. In the process, a multi-layer "inverted-T" structure is used as a mask for the n.sup.+ -implant and for the ohmic and gate metallizations. The upper part of the "inverted-T" is a so-called dummy gate which is replaced by the Schottky gate after ohmic contact metal deposition. The source-gate and drain-gate separations are determined by the shoulders of the lower layer of the "inverted-T", the shoulders being obtained using sidewall techniques.
A process of fabricating-a fully self-aligned field effect transistor, said transistor being formed on a semiconductor substrate and comprising a current channel and associated source gate and drain electrodes, characterized in that the process comprises the steps of
A process of fabricating a fully self-aligned field effect transistor, said transistor being formed on a semiconductor substrate and comprising a current channel and associated source, gate and drain electrodes, characterized in that the process comprises the steps of
A process for fabricating a field effect transistor comprising the steps of
A process for fabricating a field effect transistor comprising the steps of
Dependencies are inferred from the claim text.