US 4,727,266 AGranted

LSI gate array having reduced switching noise

AssigneeFujitsu Limited

InventorsShigeru Fujii, Kouichi Yamashita, Tomoaki Tanabe, Yoshio Kuniyasu

Life of this patent

Estimating the term…

Loading patent…

Abstract

As the number of output circuit increases in LSI or VLSI circuit, there increases the chance of many large output circuits operates at a same instant, and it causes malfunction of logic by induced switching noise. In order to prevent such problem, the switching speed of driving buffer circuit for output buffer circuit is controlled. By reducing the switching capacity of the driving circuit, the switching speed of the total circuit is not affected so much, but the noise is decreased very much. The control of the switching capacity of the driving buffer circuit is performed by master slice technology. Such as perfectly opposite design concept to that of present LSI design has been proofed by experiments.

Claims5

Dependent claims

A reduced switching noise semiconductor integrator circuit having a plurality of output buffer circuits and output terminals, each of said output buffer circuits comprising:

a plurality of final stages of said output buffer circuits connected to respective output terminals;
a plurality of driving buffer circuits having a current handling capacity smaller than the current handling capacity of the output buffer circuits, operatively connectable to said final stages, for driving said final stages, the switching speed of said driving buffer circuits being controlled to be in the range of three to five times the switching speed of said output buffer circuits, for blunting the input waveform of said output buffer circuits and for reducing noise in the circuit caused by current variation in said output buffer circuits;
and
wiring means, operatively connected between said final stages and said driving buffer circuits, for connecting selected ones of said driving buffer circuits, at least one of said output buffer circuits utilizing one or more of said driving buffer circuits, the number of driving buffer circuits being less than the number of said final stages in said at least one of said output buffer circuits.

1 more element

Dependencies are inferred from the claim text.