Method of manufacturing a non-volatile memory
AssigneeFujitsu Limited
InventorsTakashi Matsumoto, Motoo Nakano
Life of this patent
Estimating the term…
Loading patent…
AssigneeFujitsu Limited
InventorsTakashi Matsumoto, Motoo Nakano
Estimating the term…
An improved electrically alterable read-only memory (EAROM) is offered by the method of the invention, the memory device comprising a floating gate type field effect transistor in which a part of the floating gate and a part of the drain region formed in a silicon substrate overlap. According to the method, impurity atoms are ion implanted into a part of a region where the drain region is to be formed through an insulation layer of silicon dioxide on the region. Thereafter, the insulation layer through which ion implantation was carried out is removed and a fresh insulation layer of silicon dioxide is formed where the old insulation layer was removed. By this method, a good, thin insulation film is fabricated. By virtue of the fresh insulation layer devoid of trap centers which trap electric charges, the insulation layer is free from defects that interrupt flow of electrons required for writing or erasing of information.
A method of manufacturing a non-volatile memory device having a part of a floating gate overlapping a part of a drain region formed in a semiconductor substrate, said method comprising the steps of:
A method of manufacturing a non-volatile memory device having a floating gate formed overlapping a portion of a drain formed in a semiconductor substrate of a first conductivity type, said method comprising the steps of:
Dependencies are inferred from the claim text.