Fabrication of junction field effect transistor with filled grooves
AssigneeGTE Laboratories Incorporated
InventorsIzak Bencuya, Adrian I. Cogan
Life of this patent
Estimating the term…
Loading patent…
AssigneeGTE Laboratories Incorporated
InventorsIzak Bencuya, Adrian I. Cogan
Estimating the term…
Junction field effect transistor, specifically a static induction transistor and method of fabricating. A low resistivity N-type layer is formed at the surface of a high resistivity N-type epitaxial layer which has been grown on a low resistivity N-type substrate of silicon. The surface of the low resistivity N-type layer is coated with silicon nitride, portions of the silicon nitride are removed, and the silicon is etched to form parallel grooves with interposed ridges of silicon. Silicon dioxide is grown in the grooves, removed from the end walls of the grooves, and P-type zones are formed at the end walls of the grooves. Metal contacts are applied to the P-type zones at the end walls of the grooves. The grooves are filled with filler material and materials are etched away to produce a flat, planar surface with low resistivity N-type silicon of the ridges exposed in the surface and with filler material in the grooves also exposed at the surface. A large area metal contact is applied which extends across the surface and makes ohmic contact to the low resistivity N-type silicon of all the ridges.
The method of fabricating a junction field effect transistor comprising
The method of fabricating a junction field effect transistor comprising
Dependencies are inferred from the claim text.