US 4,396,991 AGranted

Long term response enhancement for digital phase-locked loop

AssigneeHoneywell Information Systems Inc.

InventorsDavid R. Baldwin, Nicholas S. Lemak

Life of this patent

Estimating the term…

Loading patent…

Abstract

A long term response enhancement for a digital phase-locked loop is implemented to provide a relatively minor change in the phase of the output signal over a relatively long period of time. The basic digital phase-locked loop determines the average number of pulses from a clock source which occur or are expected to occur between successive occurrences of the input signal to the digital phase-locked loop, and compares the number of pulses counted from the occurrence of the last output signal with the average number of pulses expected to occur between successive input signals, producing an output signal when the two numbers agree. The present invention modifies the average count prior to comparison with the number of pulses counted from the occurrence of the last output signal, by adding a one or a zero to the average count, based upon comparison of the previous two averages present during the previous two cycles of the input signal with the current average, with either a one or a zero added to the comparison number, thereby providing for slight modification of the time at which the output signal would be produced.

Claims4

Dependent claims

A digital phase-locked loop, having an input terminal adapted to receive an input signal, comprising:

(a) register means for storing a first digital number, said first digital number having a value corresponding to a sum of an error signal and an initial value stored in said register means;
(b) counter means for counting clock pulses of a predetermined frequency thereby containing therein a second digital number;
(c) compare means for comparing a modified first digital number to the second digital number stored in said counter means, to generate an output signal when said modified first digital number equals said second digital number;
(d) subtractor means for subtracting said first digital number from said second digital number in response to a control signal generated from said input signal, to generate said error signal;
and
(e) means for delaying the application of said first digital number to said compare means, said means for delaying operatively connected to said register means and said compare means, said means for delaying increasing said first digital number thereby generating said modified first digital number, said modified first digital number applied to said compare means resulting in a small change in phase of said output signal over a long period of time.

3 more elements

Dependencies are inferred from the claim text.

Facts

Application: 06/251,805Filed 7 Apr 1981
Granted: 2 Aug 1983
Term ends: Not estimatedThe source records don’t support an estimate.

Classification4 codes

G11B 20/1403
Using self-clocking codes: characterised by the use of two levels
H03L 7/0994
The oscillator being a digital oscillator, e.g. composed of a fixed oscillator followed by a variable frequency divider: comprising an accumulator
G11B
Information storage based on relative movement between record carrier and transducer
H03L
Automatic control, starting, synchronisation or stabilisation of generators of electronic oscillations or

Family

No related US applications are recorded in the indexed filing history.

Timeline

Citations

Open elsewhere

Building an agent or pulling many patents? Use the API or MCP server instead of scraping pages. Get an API key