Back to results
US 4,392,298 AGranted
Integrated circuit device connection process
AssigneeBell Telephone Laboratories, Incorporated
InventorsRobert A. Barker, Edith C. Ong
Life of this patent
Estimating the term…
Abstract
A method for forming electrical interconnections in an integrated circuit which involves forming an insulating layer on the silicon chip on the lower of two conductive layers to be interconnected, opening a window in the insulating layer, filling the window with a metallic plug by a lift-off technique, and then forming an interconnection pattern extending over the layer and contacting the plug.
Claims4
The method of forming electrical connections in an integrated circuit device comprising the steps of
- preparing an integrated circuit device comprising a silicon chip which includes a dielectric coating,
- providing a two-level photosensitive masking layer over the dielectric coating of which the first level is sensitive to ultraviolet light and the second level is sensitive to visible light,
- patterning said masking layer in accordance with the pattern of openings desired in the dielectric coating to permit connection therethrough by first irradiating with visible light and patterning the second level and then irradiating with ultraviolet light and patterning the second level,
- making openings in said coating in accordance with the pattern by reactive ion etching to provide substantially vertical sidewalls in the openings,
- depositing a conductive layer over the masking layer and in the openings in the dielectric coating of a thickness substantially to match the thickness of the dielectric coating,
- dissolving the masking layer, thereby lifting off the overlying portion of the conductive layer, while leaving a plug portion of the conductive layer in the opening in the dielectric coating, and
- forming over the dielectric coating a conductive layer which makes low resistance connection to the plug portion.
4 more elements
Dependencies are inferred from the claim text.