Counter including two 2 bit counter segments connected in cascade each counting in Gray code
AssigneeInternational Business Machines Corporation
InventorsDavid N. Moen, George C. Thomas
Life of this patent
Estimating the term…
Abstract
An electrical counter including a pair of counter segments connected in cascade. Each of the counter segments has a capacity of two bits and counts in Gray code of 00, 01, 11, 10 and 00 on succeeding pulses to be counted which are applied onto the segment. The second segment includes an AND circuit which is satisfied when the count of the preceding segment is 10 so as to GATE the pulse supplied at that time on to the second segment so that the second segment has its value changed at the same time as the first segment has its value changed from 10 to 00.
Claims8
A counter for counting a series of electrical pulses comprising:
- two electrical latch assemblies, each of said latch assemblies including first and second electrical latches, each of said latches having a set and a reset state, an input element for carrying a series of input electrical pulses, circuitry connecting said input element and said first and second latches so that, on successive pulses on said input element, said first and second latches change from a reset condition on each latch to successively (a) a set condition on said first latch and a reset condition on said second latch, (b) set conditions on both of said latches, (c) a reset condition on said first latch and a set condition on said second latch, and (d) a reset condition on said two latches, and
- means responsive to the conditions of the two latches of a first one of said latch assemblies for gating a pulse from said input element of said first latch assembly to the input element of a second one of said latch assemblies only when said first latch of said first latch assembly is in reset condition and said second latch of said first latch assembly is in set condition.
A counter for counting a series of electrical pulses comprising:
- two memory assemblies, each of said assemblies including first and second memory devices, each of said memory devices having a first state and a second different state, an input element carrying a series of input electrical pulses, circuitry for connecting said input element and said first and second memory devices so that, on successive pulses on said input element, said first and second memory devices change from a first state of each of said devices to successively (a) a said second state of said first memory device and a first state of said second memory device, (b) second states of both of said memory devices, (c) a said first state of said first memory device and a said second state of said second memory device, and (d) a said first state of both of said memory devices, and
- means responsive to the conditions of the two memory devices of a first one of said memory assemblies for gating a pulse from said input element of said first memory assembly to the input element of a second one of said memory assemblies only when said first memory device of said first memory assembly is in its said first state and said second memory device of said first memory assembly is in its said second state.
Dependencies are inferred from the claim text.