Analogue shift register correlators

A charge transfer device correlator comprising:

• a. a semiconductor substrate of one conductivity type;
• b. a bucket brigade configuration of first insulated gate field effect transistors defined on one surface of said substrate defining a plurality of bits;
• c. means for applying clocking pulses to respective gates of said first field effect transistors for entering data and propagating said data in shift register fashion along said bucket brigade;
• and
• d. data sampling and amplitude weighting means for simultaneously detecting the data stored at each of said plurality of bits and weighting said signals in a preselected manner, said data sampling and amplitude weighting means including a second plurality of insulated gate field effect transistors respectively disposed in said substrate adjacent a corresponding bit of said bucket brigade, the gate electrode of said second plurality of transistors ohmically connected to the source region of the corresponding transistor of said bucket brigade bit, each of said second plurality of transistors defining a predetermined gain for weighting the amplitude of the signal stored in the corresponding bucket brigade bit, source electrodes of each of said second plurality of transistors commonly connected to the circuit ground;
• signal summation means;
• and a third plurality of insulated gate field effect transistors, the source and drain electrodes thereof connecting the drain electrodes of individual ones of said second plurality of transistors to said signal summation means, the gate electrode of each of said third transistors disposed for receiving a clock signal effective to transfer detected and weighted signals to said summation means.