Stacked fet with dielectric spacer between gate metal and source/drain contact
AssigneeInternational Business Machines Corporation
InventorsDebarghya Sarkar, Ruilong Xie, Lijuan Zou, Junli Wang
Life of this patent
Estimating the term…
Loading patent…
AssigneeInternational Business Machines Corporation
InventorsDebarghya Sarkar, Ruilong Xie, Lijuan Zou, Junli Wang
Estimating the term…
Embodiments of present invention provide a semiconductor structure. The semiconductor structure includes a semiconductor transistor on top of a substrate, the semiconductor transistor having a metal gate between a source region and a drain region, the metal gate having a top portion of a first length and a bottom portion of a second length measured in a direction from the source region to the drain region, wherein the first length of the top portion is shorter than the second length of the bottom portion. A method of forming the same is also provided.
A semiconductor structure comprising:
A method of forming a semiconductor structure comprising:
Dependencies are inferred from the claim text.