Run to run overlay compensation in lithography sequences employing different lithography methods
OwnerHsin-Yuan Lee, Yu-Luen Deng +2inventors
InventorsHsin-Yuan Lee, Yu-Luen Deng, Chih-Kai Yang, Hsuan-Chin Lu
Life of this patent
Estimating the term…
Loading patent…
OwnerHsin-Yuan Lee, Yu-Luen Deng +2inventors
InventorsHsin-Yuan Lee, Yu-Luen Deng, Chih-Kai Yang, Hsuan-Chin Lu
Estimating the term…
In a lithographic method, a measured overlay error map is determined using metrology of a first pattern formed on an integrated circuit (IC) chip by a lithography step performed using a first lithography method. A set of feedforward terms of a first type corresponding to the first lithography method are determined from the measured overlay error map, and are then transformed to a set of feedforward terms of a second type corresponding to a lithography method different from the first lithography method. Overlay compensation for a lithography step to be performed using the second lithography method is determined using at least the set of feedforward terms of the second type. The first lithography method may be optical lithography and the second lithography method may be nano imprint lithography, or vice versa.
A method of lithography or controlling lithography, the method comprising:
A method of lithography, the method comprising:
A method of lithography, the method comprising:
Dependencies are inferred from the claim text.