US 2026/0279419 A1 · CONTROLLER CONFIGURED TO CONTROL MEMORY DEVICE, OPERATION METHOD OF CONTROLLER, AND STORAGE DEVICE INCLUDING MEMORY DEVICE AND CONTROLLER

Abstract

Disclosed is an operation method of a controller which communicates with a plurality of memory devices. The method includes receiving a first reception signal, a second reception signal, and a data strobe signal, respectively, generating a first delay signal by performing first and second per-pin delay locked loop (ppDLL) operations on the first and second reception signals based on a rising edge of the data strobe signal, respectively, and generating first and second correction signals by performing first and second per-pin duty cycle correction (ppDCC) operations on the first and second delay signals based on a falling edge of the data strobe signal, respectively. Rising edges of the first and second correction signals are aligned with the rising edge of the data strobe signal, and first and second falling edges of the first correction signals are aligned with the falling edge of the data strobe signal.

Claims20

Dependent claims

A method of operating a controller which is configured to communicate with a plurality of memory devices, the method comprising:

receiving a first reception signal, a second reception signal, and a data strobe signal through a first signal pin, a second signal pin, and a third signal pin, from a first memory device of the plurality of memory devices, respectively;
performing a first per-pin delay locked loop (ppDLL) operation on the first reception signal and a second ppDLL operation on the second reception signal based on the data strobe signal to generate a first DLL code and a second DLL code, respectively;
performing a first per-pin duty cycle correction (ppDCC) operation on the first reception signal and a second ppDCC on the second reception signal based on the data strobe signal to generate a first DCC code and a second DCC code, respectively,
compensating first data signals received through the first signal pin from the plurality of memory devices based on the first ppDLL code and the first ppDCC code;
and
compensating second data signals received through the second signal pin from the plurality of memory device based on the second ppDLL code and the second ppDCC code.

3 more elements

Dependencies are inferred from the claim text.

Controller configured to control memory device, operation method of controller, and storage device including memory device and controller

Life of this patent

Controller configured to control memory device, operation method of controller, and storage device including memory device and controller

Life of this patent

Abstract

Claims20