Address translation prefetching for input/output devices
AssigneeMicrosoft Technology Licensing, LLC
InventorsRamakrishna Suresh HUGGAHALLI, Shachar RAINDEL
Life of this patent
Estimating the term…
Loading patent…
AssigneeMicrosoft Technology Licensing, LLC
InventorsRamakrishna Suresh HUGGAHALLI, Shachar RAINDEL
Estimating the term…
In one example of the present technology, a method includes sending, by a CPU core of a processor, a direct memory access (DMA) stream setup command to an input/output (I/O) device, the DMA stream setup command comprising a virtual address; and sending, from the CPU core of the processor, a prefetch message comprising the virtual address to an input/output memory management unit (IOMMU) to cause the IOMMU to: prefetch a translation of the virtual address into a corresponding physical address from a main memory; and store the translation of the virtual address into the corresponding physical address in a translation lookaside buffer (TLB) of the IOMMU.
A non-transitory computer-readable medium storing instructions that, when executed by a processor, cause the processor to prime a translation lookaside buffer (TLB) of an input/output memory management unit (IOMMU) by:
A method comprising:
A computing device comprising:
Dependencies are inferred from the claim text.