System and method for forward error correction in an on-board processing satellite transponder
OwnerSorin GOLDENBERG, Avraham BARDA +2inventors
InventorsSorin GOLDENBERG, Avraham BARDA, Igal GERZBERG, Baruch KAGAN
Life of this patent
Estimating the term…
Abstract
A forward error correction (EEC) system and method are provided, intended for DVB-S2 data streams in an on-board processing transponder of a LEO communication satellite. The system comprises an LDPC encoder circuit implemented in an FPGA, and a terrestrial cellular network compatible soft-decision-EEC (SD-FEC) LDPC decoder module, implemented in an AS IC module which is embedded in the FPGA.
Claims13
A forward error correction (FEC) system, intended for processing DVB-S2 protocol data streams in an on-board processing (OBP) transponder of a low-earth-orbit (LEO) communication satellite, the system comprising:
- a low-density parity-check (LDPC) encoder circuit implemented in a field programable gate array (FPGA) within the OBP transponder and configured to encode data directed to one or more earth stations;
- and
- a cellular network compatible soft-decision-FEC (SD-FEC) LDPC decoder module, implemented in an application-specific integrated circuit (ASIC) module, which is embedded in said FPGA, and configured to decode data received by the OBP transponder from said one or more earth stations.
A method for achieving maximum coding gain while receiving DVB-S2 protocol data in a low-earth-orbit (LEO) communication satellite, wherein the satellite comprises a soft-decision forward error correction (SD-FEC) LDPC decoder module implemented in an application-specific integrated circuit (ASIC) module within a FEC encoder and decoder FPGA, the method comprising configuring the SD-FEC so as to apply to the received data a parity check matrix composed of 360×360 bit sub-matrices such that each sub-matrix is either a zero matrix, an identity matrix or a shifted diagonal identity matrix.
Dependencies are inferred from the claim text.