Manufacturing method of semiconductor circuit pattern
AssigneeUnited Microelectronics Corp.
InventorsYu-Chien Chung, Yu-Chin Huang, Chao-You Hung, Wei-Lin Liu
Life of this patent
Estimating the term…
Loading patent…
AssigneeUnited Microelectronics Corp.
InventorsYu-Chien Chung, Yu-Chin Huang, Chao-You Hung, Wei-Lin Liu
Estimating the term…
The invention provides a method for manufacturing semiconductor circuit patterns, which comprises providing a dielectric layer, a mask layer and a first photoresist layer stacked on each other, wherein the first photoresist layer includes a weak pattern, and the weak pattern corresponds to a weak point position, and a first photolithography process is performed to form a first circuit groove in the mask layer, a second photoresist layer is formed, the second photoresist layer includes a compensation pattern, and a second photolithography process is performed to form a compensation groove in the dielectric layer; and a metal layer is filled in the compensation groove.
A method for manufacturing a semiconductor circuit pattern, comprising:
Dependencies are inferred from the claim text.